### **PCT**

#### WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT,

# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

INTERNATIONAL APPLICATION	PUBLISE			
(51) International Patent Classification 7:			(11) International Publication Number:	WO 00/35013
H01L 23/485		Al	(43) International Publication Date:	15 June 2000 (15.06.00)
(21) International Application Number:	PCT/EP	99/091:	(81) Designated States: JP, KR, Europe	ean patent (AT, BE, CH, CY,

(21) International Application Number:

(22) International Filing Date:

22 November 1999 (22.11.99)

(30) Priority Data:

ì,

98204126.1

EP

4 December 1998 (04.12.98)

(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven

(NL).

(72) Inventors: KLOEN, Hendrik, K.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). HUISKAMP, Lodewijk, P.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).


(74) Agent: DUIJVESTIJN, Adrianus, J.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

Published With international search report.

### (54) Title: AN INTEGRATED CIRCUIT DEVICE

#### (57) Abstract

An integrated circuit device comprises an active circuit (4) provided in an active circuit area at a surface (5) of a semiconductor body (6), a plurality of bond pads (3) disposed substantially over the active circuit area and electrical connections between the bond pads (3) and the active circuit (4). Each one of the bond pads (3) has a wire-bonding region (23) for bonding a wire (24) and a circuit-connecting region (22) for the electrical connection with the active circuit (4). The active circuit (4) comprises active circuit devices (7), an interconnect structure comprising at least one patterned metal layer disposed in overlying relationship relative to the active circuit devices (7) and a layer (20) of passivating material disposed atop the interconnect through which the structure, electrical connections pass. The layer (20) of passivating material substantially consists of inorganic material and is substantially free from interruptions beneath the wire-bonding region (23) of the



bond pads (3). The bond pads (3) and the layer (20) of passivating material have thicknesses that jointly counteract the occurrence of damage to the active circuit (4) during bonding of the wire (24) to the wire-bonding region (23).

## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

	Albania	ES	Spain	LS	Lesotho	Sl	Slovenia
AL		FI	Finland	LT	Lithuania	SK	Slovakia
1M	Armenia	FR	France	LU	Luxembourg	SN	Senegal
AT	Austria	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑU	Australia	GB	United Kingdom	MC	Monaco	TD	Chad
AZ	Azerbaijan	GE	Georgia	MD	Republic of Moldova	TC	Togo
BA	Bosnia and Herzegovina	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BB	Barhados	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BE	Belgium	GR	Greece		Republic of Macedonia	TR	Turkey
BF	Burkina Faso	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BG	Bulgaria	1E	Ireland	MN	Mongolia	UA	Ukraine
ВJ	Benin	IL	Israel	MR	Mauritania	υG	Uganda
BR	Brazil	IS	iceland	MW	Malawi	US	United States of Americ
BY	Belarus	iT.	Italy	MX	Mexico	UZ	Uzbekistan
CA	Canada	JР	Japan	NE	Niger	VN	Vict Nam
CF	Central African Republic	KE	Kenva	NL	Netherlands	ΥU	Yugoslavia
CG	Congo	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CH	Switzerland	KP	Democratic People's	NZ	New Zealand		
CI	Côte d'Ivoire	Kr	Republic of Korea	PI.	Poland		
CM	Cameroon	ten	Republic of Korea	PT	Portugal		
CN	China	KR	Kazakstan	RO	Romania		
CU	Cuba	KZ	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	ıc	Liechtenstein	SD	Sudan		
DE	Germany	LI		SE	Sweden		
DK	Denmark	LK	Sri Lanka	SG	Singapore		
EE	Estonia	LR	Liberia	, Ju	Bullion		

An integrated circuit device.

The invention relates to an integrated circuit device comprising:

an active circuit provided in an active circuit area at a surface of a
semiconductor body, said active circuit comprising active circuit devices, an interconnect
structure comprising at least one patterned metal layer disposed in overlying relationship
relative to the active circuit devices and a layer of passivating material disposed atop the
interconnect structure,

a plurality of bond pads, each providing a wire-bonding region for bonding a wire, said bond pads being disposed substantially over the active circuit area,

electrical connections between the bond pads and the active circuit devices, said

electrical connections extending from a circuit-connecting region provided by the bond pads
and passing through the layer of passivating material.

An integrated circuit device of the type mentioned in the opening paragraph is known from EP-A-0 587 442. The integrated circuit device described therein comprises active 15 circuit devices provided in an active circuit area at a surface of a semiconductor body. In overlying relationship relative to the active circuit devices, an interconnect structure is disposed, which is provided with a layer of passivating material. On top of the layer of passivating material a plurality of bond pads is disposed which extend substantially over the active circuit area and are electrically connected to the active circuit devices through the layer 20 of passivating material. In order to counteract the occurrence of damage to the active circuit area of the integrated circuit device due to forces exerted during bonding of a wire to each one of the bond pads, the layer of passivating material is composed of a polyimide. Alternatively, the layer of passivating material may be a polyimide layer on top of a silicon nitride or a silica layer. The polyimide absorbs and controls stresses transmitted from the bond pads to the active 25 circuit area and, hence, provides for stress relief during wire bonding. Preferably, special requirements are imposed on certain physical properties of the polyimide applied, such as modulus of elasticity, coefficient of thermal expansion and dielectric constant.

A disadvantage of the known integrated circuit device is that, whereas conventional integrated circuit devices having bond pads arranged peripherally outside of the active circuit area rely on an inorganic passivating material, application of an additional or substitutive organic passivating material, i.e. a polyimide, is needed for stress relief in case the bond pads are disposed substantially over the active circuit area, thereby increasing the complexity of the integrated circuit device and its manufacturing process.

It is an object of the invention to provide an integrated circuit device of the kind mentioned in the opening paragraph, which can withstand the forces exerted during wire bonding and, hence, counteract the occurrence of damage to the active circuit without an increase in device and process complexity.

According to the invention, this object is achieved in that the circuit-connecting region of the bond pads is situated substantially outside of the wire-bonding region of the bond pads,

the layer of passivating material substantially consists of inorganic material, the layer of passivating material beneath the wire-bonding region of the bond pads is substantially free from interruptions,

the layer of passivating material and the bond pads have thicknesses that jointly counteract the occurrence of damage to the active circuit during bonding of the wire.

It has been found experimentally that the thicknesses of the bond pads and the layer of passivating material consisting substantially of conventional inorganic material can be chosen to be such that the integrated circuit device is capable of withstanding the forces exerted during wire bonding, provided the circuit-connecting region of the bond pads is situated substantially outside of the wire-bonding region of the bond pads and the layer of passivating material is substantially free from interruptions beneath the wire-bonding region of the bond pads. In this way, application of an additional or substitutive organic passivating material such as a polyimide is not required for stress relief during wire bonding.

An embodiment of the integrated circuit device according to the invention is characterized in that the wire-bonding region of the bond pads and the circuit-connecting region of the bond pads are part of one common layer. The use of a common layer for both the

15

20

25

wire-bonding region of the bond pads and the circuit-connecting region of the bond pads reduces the complexity of the integrated circuit device and its manufacturing process.

An embodiment of the integrated circuit device according to the invention is characterized in that the wire-bonding region of the bond pads is located substantially at the periphery of the active circuit area. In this way, wires electrically connecting the bond pads disposed over the active circuit area to an external lead structure provided by a package surrounding the integrated circuit device, can be kept as short as possible. Consequently, the resistance of the wires and the associated tension losses during operation of the integrated circuit device can be minimized.

An embodiment of the integrated circuit device according to the invention is characterized in that the bond pads comprise aluminium. Aluminium, either pure or as an alloy with a few percent of silicon and/or copper, exhibits a relatively low electrical resistivity compared to other metals. Furthermore, the application of pure or alloyed aluminium for the bond pads is compatible with the processing of previously applied metal layers, since the latter are commonly composed of pure or alloyed aluminium as well.

An embodiment of the integrated circuit device according to the invention is characterized in that the layer of passivating material comprises silicon nitride. Silicon nitride is frequently used as a passivating material, because it provides an impermeable barrier to moisture and mobile impurities, such as sodium, and in addition forms a tough coat that protects the integrated circuit device against scratching.

An embodiment of the integrated circuit device according to the invention is characterized in that the layer of passivating material has a thickness of at least 1.2  $\mu$ m and that the bond pads have a thickness of at least 1.1  $\mu$ m. It has been found experimentally that an integrated circuit device is able to withstand the forces exerted during wire bonding if the layer of passivating material comprising silicon nitride has a thickness of at least 1.2  $\mu$ m and the bond pads comprising aluminium have a thickness of at least 1.1  $\mu$ m.

An embodiment of the integrated circuit device according to the invention is characterized in that the layer of passivating material has a thickness in the range of about 1.4 to 2.0  $\mu$ m and that the bond pads have a thickness in the range of about 2 to 3  $\mu$ m. In order to attain an overall process yield equal to that obtained during manufacturing conventional integrated circuit devices having the bond pads arranged peripherally outside of the active circuit area, it is advantageous to apply the layer of passivating material comprising silicon nitride and the bond pads comprising aluminium in thicknesses lying in the above mentioned

5

10

15

20

25

ranges. Moreover, from a process technical viewpoint it is desirable to keep the thicknesses as small as possible.

An embodiment of the integrated circuit device according to the invention is characterized in that the wire comprises gold. Gold has a relatively high electrical conductivity and is relatively easy to process compared to, for instance, aluminium.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereafter. In the drawing:

Fig. 1 is a schematic top view showing a plurality of bond pads disposed over an active circuit area of an integrated circuit device in accordance with the invention.

Fig. 2 is a diagrammatic cross-sectional view of an active circuit, only a part of which is shown, which is provided in an active circuit area of an integrated circuit device in accordance with the invention.

Figs. 3 to 5 show graphs of the relationship between the overall process yield (Y in %), both experimental (crosses) and theoretical (line), after assembly of an integrated circuit device in accordance with the invention and the thickness of a layer of passivating material ( $d_{pass}$  in  $\mu m$ ) processed therein at specified thicknesses of bond pads ( $d_{bond}$  in  $\mu m$ ) used therein.

For the sake of clarity, the invention is hereinafter illustrated on the basis of an integrated circuit device containing a few MOS transistors only. It will be evident, however, to those skilled in the art that the integrated circuit device may contain a plurality of active circuit devices, which need not be restricted to MOS transistors, but may include bipolar transistors or DMOS/VDMOS transistors as well. Accordingly, the invention is applicable to CMOS and BICMOS integrated circuit devices in general.

Fig. 1 represents a schematic top view showing a plurality of bond pads 3 disposed over an active circuit area 2 of an integrated circuit device 1 in accordance with the invention. The structure of the integrated circuit device 1 will be better understood from the diagrammatic cross-sectional view of an active circuit 4 shown in Fig. 2, only a part of which is shown, said active circuit 4 being provided in the active circuit area 2 of the integrated circuit device 1 in accordance with the invention.

5

10

15

20

25

On a surface 5 of a semiconductor body 6 of a first conductivity type, in the present situation a silicon body of, for instance, p-type conductivity, active circuit devices 7, two of which are shown, are disposed. In the present situation, the active circuit devices 7 represent field-effect transistors, which are located at an active region 8 between field oxide regions 9. Each of the field-effect transistors has a gate electrode 10, made of, for instance, 5 polycrystalline silicon, and source/drain regions 11 and 12 of a second, opposite conductivity type, in the present example n-type, on opposite sides of the gate electrode 10. The gate electrode 10 is isolated from the surface 5 of the silicon body 6 by a thin gate oxide 13. A first dielectric layer 14, composed of, for instance, silicon oxide, is disposed on the gate electrode 10 and the field oxide regions 9. Contact holes 15 are provided to allow a superimposed first 10 patterned metal layer 16 to contact the surface 5 of the silicon body 6 at the location of the source/drain regions 11 and 12. The first patterned metal layer 16 is covered with a second dielectric layer 17, composed of, for instance, silicon oxide, in which vias 18 are provided to allow a superimposed second patterned metal layer 19 to contact the first patterned metal layer 16. Aluminium, either pure or as an alloy with a few percent of silicon and/or copper is 15 commonly applied for the first and the second patterned metal layer 16 and 19. However, other suitable metals such as, tungsten and copper, or a combination of metals may be used as well. The second patterned metal layer 19 is covered with a layer 20 of passivating material, which substantially consists of inorganic material such as silicon nitride, a phosphosilicate glass (PSG) or a combination of these materials. Silicon nitride is frequently used as passivating 20 material, since it provides an impermeable barrier to moisture and mobile impurities such as sodium and in addition forms a tough coat that protects the integrated circuit device against scratching. The layer 20 of passivating material is selectively removed at connecting areas 21 (only one area shown in Fig. 2) to allow superimposed bond pads 3 (only one bond pad shown in Fig. 2) to contact the second patterned metal layer 19. The bond pads 3 have a circuit-25 connecting region 22 in overlying relationship relative to one of the connecting areas 21 and a wire-bonding region 23 for bonding a wire 24, which has a typical diameter in the range between 20 and 50  $\mu m$ . The wire 24 electrically connects the bond pads 3 disposed over the active circuit area 2 to an external lead structure (not shown) provided by a package (not shown) surrounding the integrated circuit device 1. In order to minimize the resistance of the 30 wire 24 and, hence, the associated tension losses during operation of the integrated circuit device 1, the wire 24 is preferably kept as short as possible by placing the wire-bonding region 23 of the bond pads 3 at the periphery of the active circuit area 2. However, it is obvious that the bond pads 3 can be placed in the middle of the active circuit area 2 as well.

In order to minimize the complexity of the integrated circuit device and of its manufacturing process, the circuit-connecting region 22 of the bond pads 3 and the wire-bonding region 23 of the bond pads 3 are preferably part of one common layer. Aluminium, either pure or as an alloy with a few percent of silicon and/or copper, is preferably applied for the bond pads 3, because aluminium exhibits a relatively low electrical resistivity compared to other metals. Furthermore, application of pure or alloyed aluminium is compatible with the processing of previously applied metal layers, since the latter are commonly composed of pure or alloyed aluminium as well. However, other suitable metals such as, for instance, titanium:tungsten (Ti:W), silver, and copper, or a stack of, for instance, aluminium and titanium:tungsten may be used as well. The wire 24 is frequently composed of gold, although aluminium or copper may be used as well. The choice of materials for wire and bond pads is related to the choice of wire bonding technique, that is ball bonding or wedge bonding, and the type of wire bonding process combined therewith, that is thermosonic (pressure, ultrasonic energy, temperature), ultrasonic (pressure, ultrasonic energy), or thermocompression (pressure, temperature) bonding.

Between the bond pads 3, which are disposed substantially over the active circuit area 2, and the active circuit devices 7, which are provided in the active circuit area 2, electrical connections are thus provided. These electrical connections pass through the layer 20 of passivating material, which substantially consists of inorganic material and which is substantially free from interruptions directly beneath the wire-bonding region 23 of the bond pads 3. Note that both the circuit-connecting region 22 of the bond pads 3 and the wire-bonding region 23 of the bond pads 3 are disposed over the active circuit area 2 and that the circuit-connecting region 22 is situated substantially outside of the wire-bonding region 23.

In the integrated circuit device 1 in accordance with the invention the thickness of the layer 20 of passivating material and the thickness of the bond pads 3 are chosen so that the integrated circuit device 1 is able to withstand the forces exerted during bonding of the wire 24 and, hence, is able to counteract the occurrence of damage to the active circuit 4.

Figs. 3 to 5 show graphs of the relationship between the overall process yield (Y in %), both experimental (crosses) and theoretical (line), after assembly of an integrated circuit device in accordance with the invention and the thickness of a layer of passivating material (d<sub>pass</sub> in μm) processed therein at specified thicknesses of the bond pads (d<sub>bond</sub> in μm) used therein. The layer of passivating material consists of silicon nitride and has been applied by means of plasma-enhanced chemical vapour deposition (PECVD) at a temperature of about 400 °C. The bond pads mainly consist of aluminium and have been applied by means of

5

10

15

20

25

physical vapour deposition (PVD) at a temperature of about 350 °C. Wires composed of gold with diameters of 20 and 25  $\mu m$  have been bonded by means of thermosonic ball bonding at a bond force between 25 and 45 grams, an ultrasonic bond power between 35 and 60 mW, and a bond temperature of about 220 °C during a bond time between 12 and 20 ms.

Note that the theoretical overall process yield has been calculated on the basis of a model equation derived from results obtained from a representative design-of-experiment. The theoretical overall process yield adequately describes the experimental overall process yield in a region where the latter starts to level off. In this region the experimental overall process yield reaches a value comparable to that obtained during manufacturing conventional integrated circuit devices having the bond pads arranged peripherally outside of the active circuit area. Outside of this region the fit between the theoretical and the experimental overall process yield is less satisfactory due to a relatively large spread in experimental data.

The results presented in Fig. 3 reveal that an experimental overall process yield of about 90% or higher is accomplished if the layer of passivating material is applied in a thickness of at least 1.2  $\mu$ m and the bond pads are applied in a thickness of at least 1.1  $\mu$ m. An experimental overall process yield of at least 90% is an indication that the integrated circuit device in accordance with the invention is able to withstand the bond forces. Moreover, in order to ensure an experimental overall process yield equal to that obtained during manufacturing conventional integrated circuit devices having the bond pads arranged peripherally outside of the active circuit area, it is preferred to apply the layer of passivating material in a thickness in the range of about 1.4 to 2.0  $\mu$ m and to provide the bond pads in a thickness in the range of about 2 to 3  $\mu$ m (Figs. 4 and 5).

It will be evident to those skilled in the art that the integrated circuit device in accordance with the invention can be successfully wire-bonded irrespective of the wire bonding technique applied, that is ball bonding or wedge bonding, and the type of wire bonding process combined therewith, that is thermosonic, ultrasonic or thermocompression bonding.

Furthermore, instead of an interconnect structure comprising two patterned metal layers, the integrated circuit device in accordance with the invention may possess an interconnect structure comprising one or more than two patterned metal layers. Moreover, instead of providing electrical connections between the bond pads and the active circuit devices through electrically connecting the bond pads with an upper patterned metal layer of the interconnect structure, it will be apparent that the electrical connections can be provided

5

10

15

20

25

also through electrically connecting the bond pads with lower patterned metal layers, if present.

The integrated circuit device in accordance with the invention can be readily manufactured by those skilled in the art using standard silicon technology processes. A description of suitable processes is therefore omitted.

**CLAIMS:** 

1. An integrated circuit device comprising:

an active circuit provided in an active circuit area at a surface of a semiconductor body, said active circuit comprising active circuit devices, said active circuit further comprising an interconnect structure comprising at least one patterned metal layer disposed in overlying relationship relative to the active circuit devices and a layer of passivating material disposed atop the interconnect structure,

a plurality of bond pads, each of said bond pads providing a wire-bonding region for bonding a wire, said bond pads being disposed substantially over the active circuit area,

electrical connections between the bond pads and the active circuit devices, said electrical connections extending from a circuit-connecting region provided by the bond pads and passing through the layer of passivating material,

characterized in that

10

15

the circuit-connecting region of the bond pads is situated substantially outside of the wire-bonding region of the bond pads,

the layer of passivating material substantially consists of inorganic material, the layer of passivating material beneath the wire-bonding region of the bond pads is substantially free from interruptions,

the layer of passivating material and the bond pads have thicknesses that jointly counteract the occurrence of damage to the active circuit during bonding of the wire.

- An integrated circuit device as claimed in claim 1, characterized in that the wire-bonding region of the bond pads and the circuit-connecting region of the bond pads are
   part of one common layer.
  - 3. An integrated circuit device as claimed in claim 1 or 2, characterized in that the wire-bonding region of the bond pads is located substantially at the periphery of the active circuit area.

4. An integrated circuit device as claimed in claim 1, 2 or 3, characterized in that the bond pads comprise aluminium.

- 5. An integrated circuit device as claimed in any one of the preceding claims, characterized in that the layer of passivating material comprises silicon nitride.
  - 6. An integrated circuit device as claimed in claim 5 in combination with claim 4, characterized in that the layer of passivating material has a thickness of at least 1.2  $\mu$ m and that the bond pads have a thickness of at least 1.1  $\mu$ m.
  - 7. An integrated circuit device as claimed in claim 6, characterized in that the layer of passivating material has a thickness in the range of about 1.4 to 2.0  $\mu$ m and that the bond pads have a thickness in the range of about 2 to 3  $\mu$ m.
  - 8. An integrated circuit device as claimed in any one of the preceding claims, characterized in that the wire comprises gold.

10







FIG. 1










FIG. 5

## INTERNATIONAL SEARCH REPORT

Inte. and Application No PCT/EP 99/09153

			33/ 03133
A CLASSI IPC 7	FICATION OF SUBJECT MATTER H01L23/485		
According to	o International Patent Classification (IPC) or to both national classificati	on and IPC	
B. FIELDS	SEARCHED		
Minimum do IPC 7	cumentation searched (classification system followed by classification HO1L	symbols)	
Documentat	don searched other than minimum documentation to the extent that suc	h documents are included in the field	s searched
Electronic d	ata base consulted during the international search (name of data base	and, where practical, search terms u	sed)
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the rele-	rent passages	Relevant to claim No.
X	US 5 773 899 A (ZAMBRANO RAFFAELE 30 June 1998 (1998-06-30) the whole document	)	1-8
A	US 5 293 073 A (ONO TADAAKI) 8 March 1994 (1994-03-08) figure 4		1-8
A	PATENT ABSTRACTS OF JAPAN vol. 011, no. 341 (E-554), 7 November 1987 (1987-11-07) & JP 62 122255 A (HITACHI LTD), 3 June 1987 (1987-06-03) abstract		1-8
A	EP 0 723 294 A (MOTOROLA INC) 24 July 1996 (1996-07-24) the whole document	/	1-8
X Fur	ther documents are listed in the continuation of box C.	X Patent family members are	ated in armex.
"A" docum consi- "E" earlier filing: "L" docum which citatic "O" docum other	ent defining the general state of the art which is not dered to be of particular relevance document but published on or after the international date date ent which may throw doubts on priority claim(e) or its ofted to establish the publication date of another on or other special reason (as specified) referring to an oral disclosure, use, exhibition or means ent published prior to the international filing date but	T' later document published after the or priority date and not in conflict cited to understand the principle invention  IX' document of particular relevance; cannot be considered novel or or involve an inventive step when the document of particular relevance; cannot be considered to involve document to ombined with one ments, such combination being on the art.  S' document member of the same p	with the application but or theory underlying the the claimed invention areas to be considered to be document to taken alone the claimed invention an inventive step when the or more other such documents to a person sidiled stert family
	e actual completion of the International search  L March 2000	Date of mailing of the internation 08/03/2000	al search report
Name and	maling address of the ISA  European Patent Office, P.B. 5618 Patentiaan 2  NL – 2280 HV Rijerelik	Authorized officer	
	Tel. (+31—70) 340—2040, Tx. 31 851 epo ni, Fax: (+31—70) 340—3018	Kirkwood, J	

## INTERNATIONAL SEARCH REPORT

Inter inal Application No PCT/EP 99/09153

		PCT/EP 99/09153		
Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT				
egory °	Citation of document, with indication, where appropriate, of the relevant passages	R	elevent to dalm No.	
	EP 0 177 251 A (NIPPON ELECTRIC CO) 9 April 1986 (1986-04-09) figure 3		1-8	
	EP 0 291 014 A (TOKYO SHIBAURA ELECTRIC CO) 17 November 1988 (1988-11-17) the whole document		1-8	
	US 4 636 832 A (ABE MASAHIRO ET AL) 13 January 1987 (1987-01-13) the whole document	·	1-8	
4	GB 2 243 485 A (MOTOROLA GMBH) 30 October 1991 (1991-10-30) figure 2		1-8	
A	EP 0 637 840 A (AT & T CORP) 8 February 1995 (1995-02-08) the whole document		1-8	
A	US 5 235 212 A (SHIMIZU YOSHIO ET AL) 10 August 1993 (1993-08-10) the whole document		1-8	
		·		

## INTERNATIONAL SEARCH REPORT

assormation on patent family members

Inten nad Application No PCT/EP 99/09153

	tent document in search report		Publication date		Patent family member(a)	Publication date
IIS	5773899	A	30-06-1998	EP	0646959 A	05-04-1995
•	3773033	^	30 00 1330	JP	7183302 A	21-07-1995
				ÜS	5869357 A	09-02-1999
US	5293073	A	08-03-1994	JP	3030347 A	08-02-1991
				JP	6082704 B	19-10-1994
				EP	0405501 A	02-01-1991
				KR	9311456 B	08-12-1993
JP	62122255	A	03-06-1987	NONE		
EP	0723294	A	24-07-1996	US	5661082 A	26-08-1997
				CN	1144400 A	05-03-1997
				JP	8241909 A	17-09-1996
				US	5814893 A	29-09-1998
EP	0177251	A	09-04-1986	JP	61078151 A	21-04-1986
EP	0291014	A	17-11-1988	JP	1842407 C	12-05-1994
				JP	5046973 B	15-07-1993
				JP	63283040 A	18-11-1988
				DE	3880003 A	13-05-1993
				US	4984061 A	08-01-1991
US	4636832	A	13-01-1987	JP	59021034 A	02-02-1984
				EP	0100100 A	08-02-1984
GB	2243485	A	30-10-1991	NONE		
EP	0637840	A	08-02-1995	JP	7153922 A	16-06-1995
				KR	146013 B	02-11-1998
				US	5751065 A	12-05-1998
US	5235212	Α	10-08-1993	JP	1238032 A	22-09-1989
				JP	1977480 C	17-10-1995
				JP	7007783 B	30-01-1995